

Figure 1.




Figure 2.




Figure 3.




Figure 4.




Figure 5.




Figure 6.

$$\begin{array}{ccccccc} \{a^{(1)}_1\} & \{a^{(1)}_2\} & \{a^{(1)}_3\} & \{a^{(1)}_4\} & \{a^{(1)}_5\} & \{a^{(1)}_6\} & \{a^{(1)}_7\} \\ \{a^{(2)}_1\} & \{a^{(2)}_2\} & \{a^{(2)}_3\} & \{a^{(2)}_4\} & \{a^{(2)}_5\} & \{a^{(2)}_6\} & \{a^{(2)}_7\} \\ \{a^{(3)}_1\} & \{a^{(3)}_2\} & \{a^{(3)}_3\} & \{a^{(3)}_4\} & \{a^{(3)}_5\} & \{a^{(3)}_6\} & \{a^{(3)}_7\} \\ \{a^{(4)}_1\} & \{a^{(4)}_2\} & \{a^{(4)}_3\} & \{a^{(4)}_4\} & \{a^{(4)}_5\} & \{a^{(4)}_6\} & \{a^{(4)}_7\} \\ \{a^{(5)}_1\} & \{a^{(5)}_2\} & \{a^{(5)}_3\} & \{a^{(5)}_4\} & \{a^{(5)}_5\} & \{a^{(5)}_6\} & \{a^{(5)}_7\} \\ \{a^{(6)}_1\} & \{a^{(6)}_2\} & \{a^{(6)}_3\} & \{a^{(6)}_4\} & \{a^{(6)}_5\} & \{a^{(6)}_6\} & \{a^{(6)}_7\} \\ \{a^{(7)}_1\} & \{a^{(7)}_2\} & \{a^{(7)}_3\} & \{a^{(7)}_4\} & \{a^{(7)}_5\} & \{a^{(7)}_6\} & \{a^{(7)}_7\} \end{array}$$




Figure 7.

CABLE MODEM ATM TO RF TRANSMITTER




Figure 8.

FIG. 8 is a block diagram of a network architecture. The network architecture includes an Ethernet Root Controller (802) connected to an Ethernet Interface (801). The Ethernet Root Controller (802) is connected to three ATM Switches (803) via dashed lines (806). The three ATM Switches (803) are connected to three Ethernet Leaf Processors (804) via solid lines (807). Each Ethernet Leaf Processor (804) is connected to an Ethernet Interface (805) via a bidirectional arrow. The Ethernet Leaf Processors (804) are also connected to the Ethernet Root Controller (802) via dashed lines (808).





Figure 9.

Figure 10.






Figure 11.




Figure 12.




Figure 13.

FIGURE 13. AAL5 Common Part Convergence Sublayer PDU Structure




Figure 14.




Figure 15.

Head-End Controller




Figure 16




Figure 17.





Figure 18.

Figure 19.






Figure 21.




Figure 22.




Figure 23.




Figure 24.

FIG. 24 is a block diagram of a network switch architecture. The switch fabric (103) is connected to the input section (305) and the output section (2105). The input section (305) contains six interface cards (310, 311, 311, 2101, 311, 2103) connected to external networks (HCX, Ethernet, Video, Ethernet, Ethernet, Voice). The output section (2105) contains three receiver cards (308, 308, 308) connected to the output channels (307, 313, 301). The switch fabric (103) contains a COPY NETWORK (2202) and three output channels (307, 313, 301). The copy network is connected to the input section via lines G1, G2, and G3. The output channels are connected to the output section via lines 2008 and 2009.




Figure 25.




Figure 26a.




Figure 26b.




Figure 27.




Figure 28.




Figure 29.




Figure 30.




Figure 31.




Figure 32.




Figure 34.

FIG. 34 is a block diagram of a network switch architecture. The switch includes a common ATM switch fabric (305) connected to a plurality of interfaces (Voice, Ethernet, Video) via controllers (2103, 2101, 311, 311, 310). The switch fabric (305) is connected to a copy network (307) and a transmit channel (313). The switch fabric (305) is also connected to a receiver channel (308) and a traffic scheduler (306). The switch fabric (305) is connected to an ATM conversion segmentation and reassembly block (3402) via a transmit (3404) and receive (3405) path. The switch fabric (305) is connected to an ATM & frame based protocol controller (3401) via a transmit (3404) and receive (3405) path. The switch fabric (305) is connected to a receiver channel (308) and a traffic scheduler (306) via a transmit (3404) and receive (3405) path. The switch fabric (305) is connected to a transmit channel (313) via a transmit (3404) and receive (3405) path. The switch fabric (305) is connected to a receiver channel (308) and a traffic scheduler (306) via a transmit (3404) and receive (3405) path. The switch fabric (305) is connected to a transmit channel (313) via a transmit (3404) and receive (3405) path.




Figure 35.

FIG. 35 is a block diagram of an ATM & Frame Based Protocol Controller (3401) showing internal components and external connections.

Different Down, Diff Up, Same MD

Diff Down, Diff Up (within same MD), Diff MD




Figure 36.




Figure 37.

FIG. 37 is a block diagram of a network architecture showing a Common ATM Switch Fabric (305) connected to various interfaces and channels. The top section shows six interfaces (Voice, Ethernet, Video, Ethernet, Ethernet, Ethernet) connected to their respective controllers (2103, 311, 2101, 311, 311, 310) and a common fabric (305). The bottom section shows four transmit channels (313) and two receiver channels (306) connected to the fabric. Downstream channels (301) and upstream channels (303, 304) are shown. An STU (106) is connected to the upstream channels via VPI103 and VPI103.

